INTERNATIONAL JOURNAL OF SCIENTIFIC DEVELOPMENT AND RESEARCH International Peer Reviewed & Refereed Journals, Open Access Journal ISSN Approved Journal No: 2455-2631 | Impact factor: 8.15 | ESTD Year: 2016
open access , Peer-reviewed, and Refereed Journals, Impact factor 8.15
Implementation of digital modulation schemes using verilog hdl
Authors Name:
Rashmi A
Unique Id:
IJSDR2307160
Published In:
Volume 8 Issue 7, July-2023
Abstract:
IMPLEMENTATION OF DIGITAL MODULATION SCHEMES USING VERILOG HDL ABSTRACT-This paper describes the design and development of an FPGA-based digital Modulation Scheme for high-resolution Communication Application. We are focusing on implementation of Verilog based code simulation for fundamental and widely used digital modulation techniques such as Binary Amplitude-shift keying (BASK), Binary Frequency-shift keying (BFSK), Binary Phase-shift keying (BPSK) and Quadrature Phase Shift Keying(QPSK). In this work the idea of sinusoidal signals that have been generated is plain sailing in nature and based on fundamentals of signal sampling and quantization. Such concept of sinusoidal signals generation is not unfamiliar but somehow simplified using sampling and quantization in time and amplitude domain, respectively. The whole simulation is done on Modelsim and Xilinx-ISE using VERILOG Hardware descriptive language. The work has been accomplished on Thirty two bit serial data transmission with self-adjustable
Keywords:
Cite Article:
"Implementation of digital modulation schemes using verilog hdl", International Journal of Science & Engineering Development Research (www.ijsdr.org), ISSN:2455-2631, Vol.8, Issue 7, page no.1088 - 1093, July-2023, Available :http://www.ijsdr.org/papers/IJSDR2307160.pdf
Downloads:
000338536
Publication Details:
Published Paper ID: IJSDR2307160
Registration ID:206880
Published In: Volume 8 Issue 7, July-2023
DOI (Digital Object Identifier):
Page No: 1088 - 1093
Publisher: IJSDR | www.ijsdr.org
ISSN Number: 2455-2631
Facebook Twitter Instagram LinkedIn