SIP CONTROLLER FOR MASTER CORE VERIFICATION USING UVM.
Shyamala S.C
, Kalpana.S , Manasa.B , Bindu.L
Virtual interface, Master_agent_top, Master agent , Master_config. Master driver, Master sequencer, Master_monitor and Slave_agent_top
ABSTRACT A serial data link standard named Serial Peripheral Interface is verified using UVM. This protocol demonstrates the ability to transform incoming parallel communication from a wishbone bus, into serial communication that is being transferred using the SPI protocol. Serial Peripheral Interface (SPI) is Serial synchronous interface that facilitates the transfer of synchronous serial data in full duplex mode. SPI use for communication with peripheral devices where we want to transfer data very fast and within real time constraints. SPI master core consist of three parts Serial interface, Clock generation and Wishbone interface. The SPI core has seven 32-bit register through the wishbone compatible interface. The serial interface consists of slave select lines, serial clock lines, as well as input and output data lines. It communicates in master/slave mode where the master device initiates the data frame. Multiple slave devices are allowed with individual slave select line. Serial Peripheral Interface of symmetrical structure can be simulated using Questa 10.0b. It is a popular interface used for connecting peripherals to each other and to microprocessors. In This thesis an implemented code coverage which gives an idea about how much percentage of given design has been triggered with written verification plan, In this thesis functional coverage has also done which can cover every possible working functionality of SPI core design and with the use of assertion can track some of the RTL level bug in available design. In this thesis twelve number of test cases has used which covers 100% functional coverage and 100% code coverage and got two RTL level bugs which helps design engineer to improve with the design coding style.
"SIP CONTROLLER FOR MASTER CORE VERIFICATION USING UVM.", IJSDR - International Journal of Scientific Development and Research (www.IJSDR.org), ISSN:2455-2631, Vol.1, Issue 9, page no.301 - 309, September-2016, Available :https://ijsdr.org/papers/IJSDR1609045.pdf
Volume 1
Issue 9,
September-2016
Pages : 301 - 309
Paper Reg. ID: IJSDR_160811
Published Paper Id: IJSDR1609045
Downloads: 000347074
Research Area: Engineering
Country: SHIVAMOGGA, KARNATAKA, India
ISSN: 2455-2631 | IMPACT FACTOR: 9.15 Calculated By Google Scholar | ESTD YEAR: 2016
An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 9.15 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator
Publisher: IJSDR(IJ Publication) Janvi Wave
