|
INTERNATIONAL JOURNAL OF SCIENTIFIC DEVELOPMENT AND RESEARCH International Peer Reviewed & Refereed Journals, Open Access Journal ISSN Approved Journal No: 2455-2631 | Impact factor: 8.15 | ESTD Year: 2016 open access , Peer-reviewed, and Refereed Journals, Impact factor 8.15 |
Imp Links for Author
Imp Links for Reviewer
Research Area
Subscribe IJSDR
Visitor Counter
Copyright Infringement Claims
Indexing Partner
|
Published Paper Details
|
|
| Paper Title: | Synthesis and Evaluation of Different Allocation Algorithms on FPGA |
| Authors Name: | ASHA S N |
| Unique Id: | IJSDR2210095 |
| Published In: | Volume 7 Issue 10, October-2022 |
| Abstract: | Network on Chip (NoC) is an efficient solution to handle distinctive challenges by providing scalable communication infrastructure among on-chip resources. Arbiter is used in Network on Chip (NoC) when number of inputs are requested for same output port, the arbiter needs to generate the grant signal on the basis of priority assigned to the input port. Arbiter generates this grant signal depending on allocation algorithm. The arbitration algorithm plays an important role in determining the perforemce of the whole NoC based mesh. The proposed project revaluates some of the allocation algorithms like iSLIP Allocator, Wavefront Allocator, Lonely Output Allocator and Wormhole Allocator and presents the synthesis and implementation on FPGA platforms. The work will help NoC designers to choose allocation algorithms for their FPGA design. The parameters considered are resource utilization, timing and average power dissipation. Resource utilization is considered in terms of on-chip FPGA components used. A Fair comparison of the result is obtained using test bench with same clock period and same input statistics in all topologies implemented. The implementation and design synthesis is carried out in Xilinx ISE 14.2. The operating frequency and clock period of the implemented design is observed in simulator data base. Power metrics are measured using Xpower analyzer. |
| Keywords: | |
| Cite Article: | "Synthesis and Evaluation of Different Allocation Algorithms on FPGA", International Journal of Science & Engineering Development Research (www.ijsdr.org), ISSN:2455-2631, Vol.7, Issue 10, page no.585 - 591, October-2022, Available :http://www.ijsdr.org/papers/IJSDR2210095.pdf |
| Downloads: | 000337211 |
| Publication Details: | Published Paper ID: IJSDR2210095 Registration ID:202152 Published In: Volume 7 Issue 10, October-2022 DOI (Digital Object Identifier): Page No: 585 - 591 Publisher: IJSDR | www.ijsdr.org ISSN Number: 2455-2631 |
|
Click Here to Download This Article |
|
| Article Preview | |
|
|
|
Major Indexing from www.ijsdr.org
| Google Scholar | ResearcherID Thomson Reuters | Mendeley : reference manager | Academia.edu |
| arXiv.org : cornell university library | Research Gate | CiteSeerX | DOAJ : Directory of Open Access Journals |
| DRJI | Index Copernicus International | Scribd | DocStoc |
Track Paper
Important Links
Conference Proposal
ISSN
 |
 |
DOI (A digital object identifier)
  Providing A digital object identifier by DOI How to GET DOI and Hard Copy Related |
Open Access License Policy
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
|
 |
 |
 |
Social Media
Indexing Partner |
|||
| Copyright © 2024 - All Rights Reserved - IJSDR | |||
Facebook Twitter Instagram LinkedIn