Welcome to IJSDR UGC CARE norms ugc approved journal norms IJRTI Research Journal | ISSN : 2455-2631
International Peer Reviewed & Refereed Journals, Open Access Journal
ISSN Approved Journal No: 2455-2631 | Impact factor: 8.15 | ESTD Year: 2016
Scholarly open access journals, Peer-reviewed, and Refereed Journals, Impact factor 8.15 (Calculate by google scholar and Semantic Scholar | AI-Powered Research Tool) , Multidisciplinary, Monthly, Indexing in all major database & Metadata, Citation Generator, Digital Object Identifier(DOI)

Issue: August 2022

Volume 7 | Issue 8

Impact factor: 8.15

Click Here For more Info

Imp Links for Author
Imp Links for Reviewer
Research Area
Subscribe IJSDR
Visitor Counter

Copyright Infringement Claims
Indexing Partner
Published Paper Details
Paper Title: Physical Design of Low Power Operational Amplifier
Authors Name: Shanta Lakra , Sandeep Mishra
Unique Id: IJSDR2106004
Published In: Volume 6 Issue 6, June-2021
Abstract: A CMOS single output two stage operational amplifier is presented which operates at 3 V power supply at 0.18 micron (i.e., 180 nm) technology. It is designed to meet a set of provided specifications. The unique behavior of the MOS transistors in sub- threshold region not only allows a designer to work at low input bias current but also at low voltage. This op- amp has very low standby power consumption with a high driving capability and operates at low voltage so that the circuit operates at low power. The op-amp provides a gain of 20.4dB and a -3db bandwidth of 202 kHz and a unity gain bandwidth of 2.15MHz for a load of 5 pF capacitor. This op-amp has a PSRR (+) of 85.0 dB and a PSRR (-) of 60.0 dB. It has a CMRR (dc) of -64.4 dB, and an output slew rate of 12.465 v/µs. The power consumption for the op- amp is 1.18mW. The presented op-amp has a Input Common Mode Range(ICMR) of -1V to 2.4V. The op-amp is designed in the 180 nm technology using the umc 180 nm technology library. The layout for the above op- amp had been designed and the post layout simulations are compared with the schematic simulations. The proposed op-amp is a simple two stage single ended op-amp. The input stage of the op- amp is a differential amplifier with an NMOS pair. The second stage of the op-amp is a simple PMOS common source amplifier. The second stage is used to increase the voltage swing at the output. The op- amp uses a -3v Vdd and a -3v Vss and consumes a power of around 0.6mW (as per post layout simulations).
Keywords: Approach for low power operational amplifier,Deep Learning.
Cite Article: "Physical Design of Low Power Operational Amplifier", International Journal of Science & Engineering Development Research (www.ijsdr.org), ISSN:2455-2631, Vol.6, Issue 6, page no.22 - 29, June-2021, Available :http://www.ijsdr.org/papers/IJSDR2106004.pdf
Downloads: 000101747
Publication Details: Published Paper ID: IJSDR2106004
Registration ID:193347
Published In: Volume 6 Issue 6, June-2021
DOI (Digital Object Identifier):
Page No: 22 - 29
Publisher: IJSDR | www.ijsdr.org
ISSN Number: 2455-2631

Click Here to Download This Article

Article Preview

Click here for Article Preview

Major Indexing from www.ijsdr.org
Google Scholar ResearcherID Thomson Reuters Mendeley : reference manager Academia.edu
arXiv.org : cornell university library Research Gate CiteSeerX DOAJ : Directory of Open Access Journals
DRJI Index Copernicus International Scribd DocStoc

Track Paper
Important Links
Conference Proposal
DOI (A digital object identifier)

Providing A digital object identifier by DOI
How to GET DOI and Hard Copy Related
Open Access License Policy
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
Creative Commons License
This material is Open Knowledge
This material is Open Data
This material is Open Content
Social Media

Indexing Partner