--
International Journal of Scientific Development and Research - IJSDR
(An International Open Access Journal)
ISSN:
2455-2631


Issue: November 2021

Volume 6 | Issue 11

Impact factor: 5.47

Click Here For more Info

Imp Links for Author
Imp Links for Reviewer
Research Area
Subscribe IJSDR
Visitor Counter

Copyright Infringement Claims
Indexing Partner
Published Paper Details
Paper Title: DESIGN and IMPLEMENTATION of 8 Bit-SHIFT REGISTER by Using TWO PHASE ADIABATIC STATIC CLOCKED LOGIC
Authors Name: CH.TANUJA , J. Lakshmi Aparna
Unique Id: IJSDR2008005
Published In: Volume 5 Issue 8, August-2020
Abstract: Now a days, in the field of Very Large Scale Integration (VLSI), Power and Speed became more constrained parameters. In order to achieve better performance, one has to prefer low power and high speed designs only. There are different types of adiabatic logic circuit used for low power consumption. The comparative power consumption of adiabatic logic using Two Phase Adiabatic Static Clocked logic (2PASCL) and Positive Feedback Adiabatic Logic (PFAL) is proposed here. In digital design flip flops are the main components responsible for storing in all SOCs. The power consumption of D-Flip flop and Shift Register is compared using both the adiabatic topologies. Which is extracted from previous adiabatic logic circuits such as ECRL and 2N2N2P. The proposed design exhibits less power and high speed over existing designs. A lot of research has been done on the adiabatic logic based designs and our design leads better results. The designs are simulated in 180nm CMOS Technology and Schematic designed using Tanner EDA
Keywords: CMOS, PFAL, 2PASCL, ECRL. 2N2N2P, Tanner EDA, VLSI
Cite Article: "DESIGN and IMPLEMENTATION of 8 Bit-SHIFT REGISTER by Using TWO PHASE ADIABATIC STATIC CLOCKED LOGIC ", International Journal of Science & Engineering Development Research (www.ijsdr.org), ISSN:2455-2631, Vol.5, Issue 8, page no.32 - 37, August-2020, Available :http://www.ijsdr.org/papers/IJSDR2008005.pdf
Downloads: 00060117
Publication Details: Published Paper ID: IJSDR2008005
Registration ID:192217
Published In: Volume 5 Issue 8, August-2020
DOI (Digital Object Identifier):
Page No: 32 - 37
Publisher: IJSDR | www.ijsdr.org
ISSN Number: 2455-2631

Click Here to Download This Article

Article Preview

Click here for Article Preview







Major Indexing from www.ijsdr.org
Google Scholar ResearcherID Thomson Reuters Mendeley : reference manager Academia.edu
arXiv.org : cornell university library Research Gate CiteSeerX DOAJ : Directory of Open Access Journals
DRJI Index Copernicus International Scribd DocStoc

Track Paper
Important Links
Conference Proposal
ISSN
DOI (A digital object identifier)


Providing A digital object identifier by DOI
How to GET DOI and Hard Copy Related
Open Access License Policy
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
Creative Commons License
This material is Open Knowledge
This material is Open Data
This material is Open Content
Social Media
IJSDR