Paper Title

Efficient Design of Shift Register for Area and Power Reduction Using Pulsed Latch

Authors

KALAIVANI S , Dr. R. SATYABAMA

Keywords

area-efficient, flip-flop, pulsed clock, pulsed latch

Abstract

A shift register is a basic building block in VLSI circuits. Shift registers are commonly used in many applications, such as digital filters, communication receivers and image processing. The architecture of a shift registers is quite simple. An N-bit shift register is composed of a series connected N data flip-flops. The speed of the flip-flop is less important than the area and power consumption. Because there is no circuit between flip-flop in the shift register. The smallest flip-flop is suitable for the shift register to reduce the area and power consumption. Recently, pulsed latches are replaced flip-flops in many applications, because a pulsed latch is much smaller than a flip-flop and it cannot be used in a shift register due to the timing problem between pulsed latches. To overcome this problem, multiple non overlap delayed pulsed clock signals are used instead of the conventional single pulsed clock signal. The shift registers use a small number of the pulsed clock signals by grouping the latches to

How To Cite

"Efficient Design of Shift Register for Area and Power Reduction Using Pulsed Latch", IJSDR - International Journal of Scientific Development and Research (www.IJSDR.org), ISSN:2455-2631, Vol.2, Issue 3, page no.88 - 97, March-2017, Available :https://ijsdr.org/papers/IJSDR1703015.pdf

Issue

Volume 2 Issue 3, March-2017

Pages : 88 - 97

Other Publication Details

Paper Reg. ID: IJSDR_170078

Published Paper Id: IJSDR1703015

Downloads: 000347203

Research Area: Engineering

Country: Salem, Tamil Nadu, India

Published Paper PDF: https://ijsdr.org/papers/IJSDR1703015

Published Paper URL: https://ijsdr.org/viewpaperforall?paper=IJSDR1703015

About Publisher

ISSN: 2455-2631 | IMPACT FACTOR: 9.15 Calculated By Google Scholar | ESTD YEAR: 2016

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 9.15 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Publisher: IJSDR(IJ Publication) Janvi Wave

Article Preview

academia
publon
sematicscholar
googlescholar
scholar9
maceadmic
Microsoft_Academic_Search_Logo
elsevier
researchgate
ssrn
mendeley
Zenodo
orcid
sitecreex