MULTI-CHANNEL UART USING FPGA IMPLEMENTATION

¹Dr. K. Nagi Reddy, ²Sk. Nazma, ³V. Madhava, ⁴R. Kavya, ⁵Y Bharath⁵

¹Professor,^{2,3,4,5}Students Electronics and Communication Engineering N.B.K.R Institute of Science and Technology, Andhra Pradesh, India

Abstract- A single UART is not sufficient to encounter communication between the modern multipart control systems with dissimilar Baud rates. so, we projected a multi-channel UART controller design method, and BIST technology is included in this paper to overcome the errors. This multi-channel UART controller is designed with Asynchronous FIFO and Baud rate generator and parity generator [1]. This Multi-Channel UART provides communication in complex control systems effectively. The verification of multi-channel UART is verified using the simulation waveform of the UART transmitter and receiver and the synthesis result is verified in the 14.7 version of Xilinx Software [7].

Keywords: UART, Baud Rate Generator, Asynchronous FIFO, BIST Technology, Simulation

I. INTRODUCTION

UART is a popular methodology of serial asynchronous communication. The UART data frame is composed of a start bit of one bit-length logic 0, 5 to 8 bit-length data bits and a stop bit of one, one and a half or two bit-length. There may be one bit-length checkout bit after the data bits if it is necessary[8].

Communication is a very effective process that affects the system's performance. UART is the one of the module used for communication between two sub equipment and it is a more commonly used serial communication protocol than SPI and I2c protocols[3]. A UART is an integrated circuit that handles the conversion between serial and parallel data and is suitable for long-distance communication, because it needs only a few transmission lines. Serial communication diminishes the distortion of a signal so making data transfer between two systems parted over a long distance. Parallel communication requires a lot of multi-bit address buses and data buses and uses more transmission lines compared to serial communication and it is only suitable for short-distance data transmission only[2].

But, using a single UART does not satisfy and support complex communication with different Baud rates because a single UART operates with a specific Baud rate, and while in communication process data loss may occur due to different baud rates and differences in transmission speed which causes bit error. To communicate with different baud rates of systems, A multi-channel UART controller is designed and implemented using FPGA in this paper. This, Multichannel UART involves Four UART channels each one is operated at a different Baud rate[7]. Depending on the requirement user can select any one of the UART from these 4 UART Channels. The multi-channel UART is designed by using Asynchronous FIFO which reduces the delay. The most important advantage included in this multi-channel UART controller [5,6]can operate in parallel i.e., more devices can be able to communicate with the systems.

II DESIGN OF MULTI-CHANNEL

UART

The Multi-channel UART has four individual UARTs each UART have two pins XOUT and XIN and each UART is connected to the controller shown in figure1. At the transmitter end and receiver end of the controller FIFO is connected to overcome the data loss and the transmission between the controller and FIFO is a full-duplex transmission [4,8]. Here, the Baud rate generator is also included in this controller which is used to measure the Baud rate of a UART. Depending on the user application or requirement user can select any one of UART.



Figure 1: Multi-channel UART

III, BAUD RATE GENERATOR

A Baud rate generator is a clock generator and is used to measure the data rate at which the data transmitted by a UART is possible. In serial communication at the transmitter side and receiver side, the duration of a bit is synchronized by this Baud rate generator hence, it is also known as a programmable bit timing device. By generating a pulse this baud rate generator calculates the baud rate of each UART. The formula for the Baud rate can be obtained as follows.

Baud rate = Bit rate/Number of bits

To receive the data width of 16 times the receiver clock cycle, This Baud rate generator is designed generate the frequency of the receiver clock to 16 times the baud rate.

IV. ASYNCHRONOUS FIFO

It is defined as the clock domains in the FIFO which are asynchronous to each other meaning that the read and write clocks of FIFO are not Synchronized to each other. In this, reading the data from the FIFO and writing the data to the FIFO are having different rates. Since the read and write clocks of the data bus and UART's clock are not the same this causes data loss and also there may be a chance of getting probability of bit error. The main purpose of FIFO is to send and receive data from one clock domain to another. The clock domain and reduces the interaction time between the serial port and the CPU which improves the transmission efficiency and synchronizes the data flow between the sub-equipment[9]. This asynchronous FIFO contains the read pointer, write

pointer, empty flag, and full flag. The FIFO sends a FULL signal or an EMPTY signal to indicate whether the FIFO is full to write data or empty to read data. The clear signal is used to erase the data from the asynchronous FIFO.

V. BIST TECHNOLOGY

Built-In-Self-Test(BIST) which allow IC to perform self-testing, this technology helps to design hardware and software features into the IC. It reduces the usage of external systems[5-6] by testing itself using its circuits itself. It is also called as Design-For-Testability (DFT) technique. BIST circuits contain memory and logic BIST for memory and logic circuit testing. BIST solution consists of a Test Pattern Generator (TPG), a circuit to be tested, a way to analyze the results, and a way to compress those results for simplicity and handling.

In this, it provides easy, faster, and efficient electrical testing of a chip with less cost.



Figure 2: UART with BIST

VI. VERIFICATION OF RESULT

UART Transmitters Simulation:

The UART transmitter consists of Buffer Register & Shift Register. The Shift Register consists of a start bit, stop bit, parity bit, and 8 bits of data. The shift register bits are shifted to the receiver's shift register bit by bit. The figure3 shows the output waveforms of the UART transmitter.

| topmak jo jisu x 🛿 topis jisu x 📱 toktiel 1 x 🕴 C X | | | | | (deletion)Shubber-Function)-an (-1-1); k × (() Belanional Simulation - Functional - sim () - m, (k × | | | | | | | | | |
|---|---------------------------|--------------|-----------|----------|--|------------------------|--------|-------|----------|-------|---------|--------|--------|---|
| | | 40.000 ns | | | Banjabi x Banjabandes x Bantalebande x 80 8 8 8 | | | | | | | | | |
| Nane | Value | 0 ns - 120 n | 15 40 TLS | 60 ns | 80 ns | i inter | 18te | il se | 40.000 m | IM nr | itt) sr | 110.14 | 010 se | A |
| id. | 0 | | | | | 4 | 0 | TUT | | | | | | |
| nst Noveni | 0 1 | | | | | Tends | 1 | | | | | | | |
| ent | 0 | | | | | R | 0 | | | | | | | |
| a w ata 1(20) | 001 | 000 | | 001 | | W TR | 0 8 | - | | | | | | |
| a w data_n1(70) W bod | 0001100 X | | | 00001100 | | 21 (F) | • • | | | | | | | |
| Figur | Figure3: UART Transmitter | | | | | Figure4: UART receiver | | | | | | | | |

Receivers Simulation Results:

During the receiver's simulation process, the system clock frequency is set to 32MHz, and the baud rate of UARTs maintained at 9600bps, 19200bps, 38400bps, and 4800bps respectively. Fig 6 shows the simulation results of multiple receivers with different baud rates.

Simulation Results of FIFO at Transmitters and Receivers:

The simulation results of FIFOs are obtained by using the model Sim software. Fig 7 shows the simulation result of FIFOs which are placed at the receiving and transmitting ends.

| Message | s | | |
|----------------------------|----------|----------|--|
| est/fifo_inst1/dk | St1 | | |
| test/fifo_inst1/data_in | 00011001 | 00011001 | |
| test/fifo_inst2/data_in | 00110111 | 00110111 | |
| test/fifo_inst3/data_in | 01000001 | 01000001 | |
| test/fifo_inst4/data_in | 00100011 | 00100011 | |
| test/fifo_inst1/data_out | 00011001 | 00011001 | |
| test/fifo_inst2/data_out | 00110111 | 00110111 | |
| test/fifo_inst3/data_out | 01000001 | 01000001 | |
| test/fifo_inst4/data_out | 00100011 | 00100011 | |
| est/fifo_inst1/rst | St1 | | |
| est/fifo_inst1/data_in_rdy | St1 | | |

SIMULATION RESULT OF UART:

The verification of multi-channel UART is verified using the simulation waveform of the UART transmitter and receiver and the synthesis result is verified in the 14.7 version of Xilinx Software.

Figure5: Simulation results of FIFO



Figure6: UART Output Waveform 1



VII. CONCLUSION

The conclusion of this project is to Design, Simulation, Synthesis, and Implementation of a Multi-channel Universal Asynchronous Receiver and Transmitter (UART) is successfully verified using Very High Speed Integrated Circuit Hardware Descriptive Language (VHSIC-HDL). The multi-channel UART controller meets the communication needs of a multi-part control system. The design has great flexibility, high integration, and high reliability. Because of using Asynchronous FIFO data loss will be reduced. In this project, BIST technology is proposed to avoid errors. This multi-channel UART also reduced the time delay between master and slave equipment of a multi-part control system by changing the different FPGA families and it improves the synchronization of each piece of equipment. The verification of multi-channel UART is verified using the simulation waveform of the UART transmitter and receiver and the synthesis result is verified in the 14.7 version of Xilinx Software. The results are stable and reliable which shows the correct functionality.

REFERENCES:

- 1.F. Yi-Yuan, and C. Xue-Jun, "Design and simulation of UART serial communication module based on VHDL," in Proc. 3rd int. workshop Intelligent Systems and Applications (ISA), 2011, pp.1-4.
- 2.Prof N. Patel, V. Patel, and V. Patel," VHDL "Implementation of UART with status register," International Conference on Communication Systems and Network Technologies 2012, IEEE computer society.
- 3.Nandini.G,K.Nagi Reddy "Implementation of SDC using I2Cmulti master-multi slave With wishbone signal" i-manager's Journal on Communication Engineering and Systems, ISSN: 2277-5242 Vol. 5 ,No. 3 ,May July 2016.
- 4. <u>Shouqian Yu; Lili Yi; Weihai Chen; Zhaojin Wen</u> "Implementation of a Multi-channel UART Controller Based on FIFO Technique and FPGA, 2nd IEEE Conference on Industrial Electronics and Applications, Harbin, China, 24 September 2007
- 5. N.B.S.Naveen G. Rama Krishna, "Design and Simulation of Multi-Channel UART for Serial Communication" International Journal of Computer Applications (0975 8887) Volume 52– No.20, August 2012.
- 6. P.Chaya Raju, P. Raju, M.Murali Krishna, "Multi-channel UART Controller with Programmable Modes" International Journal of Engineering Research and
- 7. Applications (IJERA) ISSN: 2248-9622 Vol. 2, Issue 3, May-Jun 2012, pp.893-898.
- 8. Shivarudraiah. B , Suryakanth. B. M "Implementation of a Multi-channel UART Controller Based on FIFO Technique using Spartan3AN FPGA" (IJIRSE) International Journal of Innovative Research in Science & Engineering ISSN (Online) 2347-3207, Aug-2013.
- HU Zhe*, ZHANG Jun, LUO Xi-ling "A Novel Design of Efficient Multi-channel UART Controller Based on FPGA" Chinese journal of Aeronautics, Volume 20, Issue 1, February 2007, Pages 66-74
- 10. T. Janardhan, G. Venkateswarlu "Multi-channel UART controller with FPGA and FIFO "CVR Journal of Science and Technology.