A 2.4 GHz Low Noise Amplifier in UMC 180 nm Technology

1Pankaj Lodhi, 2Rajesh Khatri

1PG Student, 2Associate Professor
1Department of Electronics & Instrumentation Engineering, 2Shri G. S. Institute of Technology and Science, Indore, India

Abstract—The Low Noise Amplifier (LNA) is typically the starting stage of an RF receiver. Its is used in the communication system to provide enough gain with minimum possible noise at receiver end. The objective of this work is to find out an innovative design idea for LNA to obtain improved performance over the traditional design. The LNA Circuit designed here is for Wireless Local Area Network (WLAN) application i.e. 2.4 GHz. The main LNA constraints are Gain, Noise Figure (NF) and power consumption. In this paper the LNA is presented with Inductive degenerated topology using cascaded dual CMOS architecture for obtaining the improved LNA constraints. The LNA design is simulated in Cadence Virtuoso IC tool using 180nm technology. The results of the simulation shows that the gain is 12.35 dB, input return loss (S₁₁) of -6.842 dB, reverse isolation (S₁₂) of -32.9 dB, S₂₂ equals to -0.611 dB. It produces a Noise Figure (NF) of 0.281 dB and corresponding Noise Factor is 1.0068. This proposed LNA circuit operates at supply voltage of 1.8v.

Keywords—Noise Figure, Cascoded LNA, Inductive degeneration, Radio frequency(RF)

I. INTRODUCTION

The Wireless Communication has always been attracting the interest of researchers because of the growth in its uses such as mobiles(phones), WLAN and remote receivers. This increase in demand of these devices motivates us to work on designing the optimized circuits.

The Low Noise Amplifier(LNA) is the starting stage of the receiver front-end after the antenna and it is used to increase the signal power that is incoming from antenna. In addition to this amplification the same noise has also been added to the incoming signal. So, the target of this work is to achieve a design idea which allows a significant gain with lowest possible noise addition. In addition to that it should also show a specific impedance, such as 50 Ohm to the input source[1]. For this purpose this paper presents a cascaded CMOS LNA using the inductor degeneration topology.

II. DESIGN METHODOLOGY

The designing of Low Noise Amplifier is the trade off among its gain, noise, power, input and output matching and linearity. In Spite of having very low power consumption and less area occupied in single–ended input architecture, the use of differential-ended input architecture is preferred whose power consumption is approximately double because its ability towards noise and linearity performance. Moreover, the single ended Low Noise Amplifier architecture is sensitive towards parasitic ground inductance and there is difference in the same potential at different points. The differential input LNA has the quality to cancel out the even-order harmonics which improves the linearity. The dynamic range of the circuit also increases in differential architecture[2]. These are the main reason for going with the differential input architecture for the LNA design.

A. Cascoded LNA Design

The cascade structure is popular used in LNA for narrow-band wireless applications. It is two-stage amplifier consisting of common gate (CS-CG) stages.

The most common used topology in the design of LNA is the common source topology. A source inductor included can move the value of input voltage reflection coefficient of LNA closer to the optimized value of transmission coefficient which can thereby help in obtaining a minimum value of noise figure and good input return loss simultaneously [3].

B. Traditional Differential LNA circuit design

The traditional design for differential LNA circuit with inductive degeneration and common source topology is shown in figure1. The optimum value of all the components used in the circuit help in achieving the better performance. M1 and M3 are the main transistors while M0 and M2 are cascading transistors. L8 and L9 are degenerated inductors, L3 and L4 are source inductors and L2 and L5 are drain inductors.

<table>
<thead>
<tr>
<th>Design Constraints</th>
<th>Desired values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency</td>
<td>2.4 GHz</td>
</tr>
<tr>
<td>Technology</td>
<td>180 nm</td>
</tr>
<tr>
<td>Vdd</td>
<td>1.8 V</td>
</tr>
<tr>
<td>Noise Figure</td>
<td>&lt;3.14</td>
</tr>
<tr>
<td>Gain</td>
<td>&gt;12dB</td>
</tr>
</tbody>
</table>
C. LNA Design Constraints

Table 1 shown below depicts the design constraints used by this LNA design. The LNA designed for WLAN application must meet the required desired specifications like frequency of operation should be 2.4 GHz for because mostly WLAN operations prefer this operating frequency, the technology we allowed by our designing software available is 180 nm, the Noise figure achieved till now is 3.14 so our aim is to minimize this figure with the gain to be maintained in the acceptable Range that is greater then 12 dB. The acceptable operating voltage is 1.8 V.

III. PROPOSED LNA DESIGN

As the differential topology approach is usually preferred in the radio frequency (RF) design due to its well known characteristics of immunity to common mode disturbances, rejection to parasitic couplings, and increased dynamic range.

The proposed design for the cascaded dual CMOS LNA is shown below in Fig. 2. Here each common source (CS) stage of cascade structure is made by connecting two transistors in parallel instead of one.

The transistors M5-M6 and M7-M8 are the common source transistors. M3 and M4 are common gate(CG) transistors, L3 and L4 are inter-stage inductors. L1 and L2 are the drain inductors at output end and L5-L6 are the gate inductor at input end. L7 and L8 are the source inductors. These inductors at input and output ends play a major role in the impedance matching.

The cascading transistor M3 and M4 reduce the interaction of the tuned output with the tuned input. The proposed design has increased complexity in a differential structure, But the degree of design choice is satisfied with the objectives such as gain and most importantly the noise Figure.

For obtaining the desired performance there is a requirement of a biasing circuit in order to that M1 and M2 are the biasing transistors with four resistors R1-R2 and R3-R4 are providing the biasing current to the circuit.

Table 2

<table>
<thead>
<tr>
<th>Device</th>
<th>Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1, M2</td>
<td>10µm/0.18µm</td>
</tr>
<tr>
<td>M3, M4</td>
<td>300µm/0.18µm</td>
</tr>
<tr>
<td>M5, M6, M7, M8</td>
<td>150µm/0.18µm</td>
</tr>
<tr>
<td>L1, L2</td>
<td>4nH</td>
</tr>
<tr>
<td>L3, L4</td>
<td>7.5nH</td>
</tr>
<tr>
<td>L5, L6</td>
<td>7nH</td>
</tr>
<tr>
<td>L7, L8</td>
<td>3nH</td>
</tr>
<tr>
<td>R1, R2</td>
<td>1K</td>
</tr>
<tr>
<td>R3, R4</td>
<td>2K</td>
</tr>
<tr>
<td>C1, C2</td>
<td>15pF</td>
</tr>
</tbody>
</table>

IV. SIMULATION RESULTS FOR

The Simulation of the Cadence Spectre IC tool. The design is observed by s-figures below:

Figure 1 Traditional LNA

Figure 2 Proposed LNA Design
The Designing of proposed Low Noise Amplifier circuit is done using 180nm technology on the Cadence Virtuoso IC Design tool. The Simulation for the proposed circuit was performed using Cadence Spectre IC tool. The obtained results are shown in the above figures. The achieved noise figure value is 0.281dB and the power gain is 12.35 dB. The table shown here gives a comparative analysis of the performance parameters the traditional LNA and the proposed LNA design.

V. CONCLUSION
The proposed Design provides a balance in performance among the Noise Figure and Power gain. The Noise Figure in the proposed design is reduced to 0.281 from the 3.14 in [2], with provided gain as 12.35 dB and stability factor Kf in the acceptable range i.e. greater than 1. The reverse isolation S₁₂ is also high so that the leakage is low. The Design and Simulation of the proposed circuit is done by Using UMC 180 nm CMOS RF Process on Cadence Virtuoso IC Design tool. The power gain obtained from the proposed design is 12.35 dB with a Noise Figure value of 0.281dB and NFmin as 0.267dB. The noise factor for this circuit is 1.06684. The power supply used for simulation of the proposed circuit is 1.8 V. This design idea can also be used for designing the LNAs for some other frequencies say 5GHz by making trade off between the inductor and capacitor values.

REFERENCES

<table>
<thead>
<tr>
<th>Parameter</th>
<th>This work</th>
<th>[2]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency</td>
<td>2.4</td>
<td>2.4</td>
</tr>
<tr>
<td>S₁₁ (input return loss)</td>
<td>-6.842</td>
<td>-13.5</td>
</tr>
<tr>
<td>S₁₂ (reverse isolation)</td>
<td>-32.9</td>
<td>-33.85</td>
</tr>
<tr>
<td>S₁₁ (power gain)</td>
<td>12.35</td>
<td>12.68</td>
</tr>
<tr>
<td>S₂₁(output reflection loss)</td>
<td>-0.611</td>
<td>-10</td>
</tr>
<tr>
<td>Noise Figure</td>
<td>0.281</td>
<td>3.14</td>
</tr>
<tr>
<td>NFmin</td>
<td>0.267</td>
<td>1.9</td>
</tr>
<tr>
<td>CMOS Process</td>
<td>180nm</td>
<td>180nm</td>
</tr>
<tr>
<td>Kf</td>
<td>1.023</td>
<td>4.84</td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>1.8</td>
<td>1.8</td>
</tr>
</tbody>
</table>