# Design of Front End Optical Receiver using CMOS 180nm Technology

# <sup>1</sup>Megha Malhotra, <sup>2</sup>R. S. Gamad, <sup>3</sup>R. C. Gurjar, <sup>4</sup>Gireesh Gaurav Soni

<sup>1</sup>Research Scholar, <sup>2</sup>Professor, <sup>3</sup>Assistant Professor, <sup>4</sup>Assistant Professor
<sup>1</sup>Dept. of Electronics and Instrumentation Engineering,
<sup>1</sup>Shri G. S. Institute of Technology and Science, Indore, Madhya Pradesh, India

Abstract: This paper presents design of front end optical receiver using CMOS 180nm technology. After completion of its schematic view, simulation is done through Cadence Virtuoso tool. In this design the power supply used by authors is 1.8V and frequency range between 1Hz to 10GHz is used and obtained results in various parameters like 20µA bias current, aspect ratio W/L, input common mode voltage range lying between 800mv and 1.72volts. The trade-off among various parameters such as open loop gain are measured and the trade-off among parameters such as open loop gain, Phase margin are measured. The overall gain is obtained as 98 dB. The simulation results are reported in this paper.

# Index Terms: Analog circuit, Two stage operational amplifier, Aspect Ratio, 180nm, Optical Receiver, CADENCE.

# I. INTRODUCTION

Day by day the requirement for large Bandwidth for interconnecting cable technology is increasing [1]. There is an increased interest in high speed Optoelectronics devices and systems in present day scenarios as the volume of telecommunications data has grown rapidly. The data traffic have increased very fastly as most of today's traffic is over the internet. The first building block in the receiver design for optical communication after Photodiode is transimpedance amplifier(TIA) which converts the incoming photo diode current(PD) in to voltage signal that is to be used in the digital processing units[2].

The TIA characteristics should have a low input referred current noise to enlarge or maximize the overall receiver sensitivity and reduce the noise from succeeding stages [3]. Moreover, there is a huge requirement of large Bandwidth of the TIA which is enough for the required bit rate in order to minimize the inter-symbol interference (ISI). In this paper, authors present a front end optical receiver designed with almost GHz bandwidth range and 98 dB transimpedance gain suitable for 10 Gbps optical receiver applications using 180 nm CMOS technology.

# **II. CIRCUIT ARCHITECTURE**

The figure depicted below shows the circuit architecture of a basic optical receiver circuit. The current coming from the external photodiode (PD) is converted to an output voltage signal and amplification of data is done. A Post Amplifier is also used in cascade to TIA, which provides more gain for the circuit with sufficient gain. The output driver is designed with the consideration for chip-to-chip interconnection. Here the Post Amplifier used is an Operational Amplifier to provide large gain to circuit.



#### TIA Structure

Fig. 2 shows Regulated-Cascode transimpedance amplifier(RGC TIA) and Fig. 3 depicts Shunt-Feedback transimpedance amplifier (SF TIA), respectively.



#### Fig.2- Regulated Cascode Transimpedance Amplifier.



#### Fig.3- Shunt-feedback Transimpedance amplifier

The gain bandwidth product (GBW) of the two TIAs is analyzed in equations (1) and (2). It is found that the gain bandwidth of Shunt Feedback TIA is proportionate to trans-conductance parameter gm, which is lesser than other short length process. Thus, in this paper, RGC TIA methodology is adopted in TIA designing except clock channel which will thereby require less area in occupation.

$$GBW(RGC) = \frac{1}{2\pi R f C d1} * R f = \frac{1}{2\pi C d1}$$
(1)

$$GBW(SF) = \frac{gmro * Rf}{2\pi Cin(Rf + r0)} = \frac{gm(Rf||r0)}{2\pi Cin}$$
(2)

# **III. PROPOSED DESIGN IMPLEMENTATION**

#### TIA Methodology

The proposed designed architecture of first block of optical receiver circuit i.e. Transimpedance amplifier is shown using 180nm technology. Four NMOS and two PMOS used in the design strategy of TIA. Region of operation of these MOSFET's are chosen to obtain the desired gain and phase specifications and to maximize the gain of overall circuitry.



Fig.4- Schematic design of Transimpedance Amplifier



Fig.5- Layout of proposed TIA structure with no DRC errors in Cadence Virtuoso Tool.

Figure 5 above represents the layout of Transimpedance amplifier. Metal to Metal connections were made to short the Drain and Source of the MOSFET. Via is created to connect the Gate and Source or Gate and Drain. No DRC errors were found while performing the Design Rule Check in Cadence tool.



Fig.6 -Layout versus Schematic result of proposed TIA architecture.

Construction C	Launch Eile Edit View Greate Verify Cognectivity Options Tools Window Assgra Optimize UMC Utils Help					cā	dence		
Image: Second	🛅 🔄 🗠 🥐 🖗 🖾 🗰 🗶 🧬 🛈 🛤 🚳 » 🔍 » 🋸 🏛 🛥 🖏 » Wonspace: Cassic 💦 🔤 🖏								
Internet   7.0%     V NV AS Law   Internet	🖳 🧠 🎉 🗞   🖓 🏨 📙   🧶 🐺 - 💡   💿 (0.556) 0.556) 0.5560 0.6560 0.6570 0.5660 0.6781 1.15500 V.26.6650 0.678-11.19500 V.26.6650 0.678-11.19500 V.26.6650 0.678-11.0500 0.781 0.7800 0.111.0500 0.780000 0.7800								
AV   No. No. No.     AV   No. No. No. No.     AV   No.	Layers 7.6 × Run: "PostAmplifier" ×								
Mill dawng   Image: Second dawney     Wild Lawng   Image: Second dawney     Wild Lawng   Image: Second dawney     Image: Second dawney   Image:	AV NV AS NS Run PostAmplifier from								
Yeard Laboration of Laborat	MEI drawing how								
Instance	Schematic and Layout Match.								
Control	Vou currently have an open run groect.								
Infl	Caracteria and Caracteria								
Image: State of the state	MET dawing 🗶 🗶								
IVC   Bit V   B	VII drawing  X  Summary of LVS issues								
CH Ceth Starts </td <td>Vi2 drawing Z Z</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Vi2 drawing Z Z								
USE Costs have Costs have Costs have   USE Costs have Costs have Costs have   USE Costs Costs have Costs have   USE Costs Costs Costs	V13 drawing ≝ ≤ O calls have 0 nai-formed device problems								
Comparison telementer Comparison te	KE4 drawing ≥ ≥ 0 cells have 0 label short problems 0 cells have 0 label short problems								
So development So development Coperso and a developme	o va answing ∞ ∞								
Add. waves & dimensional and the second s	o Vi5 drawing ∠ ∠								
2-20	MWC drawing 🗶 🗶 0 cells have 0 Net mismatches 0.0 cells have 0 Net mismatches								
Operator     7.8     0	PAD drawing 🖉 🖌 0 calls have 0 Pin mismatcher								
	Objects 7.6 × 0 cells have 0 Parameter mismatches	• •							
	Object VISI								
- Order & & - Control & A - Co									
	-Donut 👱 🖌								
Cejech Gudes	-Label ∠ ∠ ∠ →								
Clajecto Guides	PathSeg 🖌 🖌 🖉								
	Objects Guides								

Fig.7 - Layout versus Schematic result of proposed Post Amplifier architecture.

Figure 6 and Figure 7 respectively shows layout versus schematic (LVS) of proposed transimpedance amplifier and post amplifier i.e. Operational amplifier used here. LVS match as all the devices and nets of the schematic are matching with the nets of layout structure.

#### Post Amplifier (Operational Amplifier) Methodology

This section includes the design strategy for Post Amplifier which is Op-Amp. The supply voltage specification used is 1.8V power supply. This post amplifier provides higher gain and thus the overall cascaded gain is improved and hence can be used for desired applications.



Fig.6- Schematic of proposed Post Amplifier (Operational Amplifier)

This design includes 5 NMOS and 3 PMOS in the circuitry. All the MOSFET's are designed to operate in Region 2 i.e. Saturation region. The input voltage values were taken in between 800mV and 1.6V. The best desired results are obtained for input voltage being 1.5V. The W/L ratios taken for MOSFET's are different to get the desired results.

![](_page_3_Figure_3.jpeg)

Fig. 7- Layout of proposed post amplifier (Op-Amp) structure with no DRC errors in Cadence Virtuoso Tool.

Figure 7 represents the layout of Post Amplifier(Op-Amp). No DRC errors were found while performing the Design Rule Check in Cadence tool.

### Cascaded Structure Methodology (Symbolic View)

![](_page_3_Figure_7.jpeg)

Fig.8 - Cascade Structure of Proposed TIA and Post Amplifier design using Cadence Virtuoso tool. **IV. SIMULATION RESULTS** 

The supply voltage is taken to be 1.8V and the incoming Photodiode current is taken of magnitude 20uA. Different values of aspect ratio are taken for each MOSFET's and the results are obtained. The frequency responses of TIA and post amplifier(operational amplifier) is shown below

![](_page_3_Figure_10.jpeg)

Fig.9- Gain and Phase response of proposed TIA architecture.

![](_page_4_Figure_2.jpeg)

Fig.10- Gain and Phase response of proposed Post Amplifier.

Fig. 9 and Fig. 10 depict the gain and phase frequency response obtained for proposed TIA and proposed post amplifier respectively. This design has been carried out in Cadence Virtuoso tool lab.

# V. CONCLUSIONS

This paper explains the design of a front end optical receiver using 180nm CMOS Technology in Cadence Virtuoso Tool. The gain obtained was around 98 dB and bandwidth obtained was almost GHz range.

Below shown is the comparison table for various parameters.

		T T T T T T T T T T T T
Reference	[1]	This Work
Process Technology	180nm	180nm
Main Topology	RGC-TIA	RGC-TIA
Input Current (µA)	-	20
Supply Voltage (V)	1.8	1.8
Transimpedance Gain $(dB\Omega)$	78	98
Cpd (pf)	-	0.1
Power(mW/channel)	54	47

Table 1 Table showing comparison of conventional and proposed work.

Thus suitable efforts are made to obtain the desired values of Gain, Phase and Power consumption. Suitable techniques are used comparatively both in designing of Transimpedance amplifier and Post amplifier which here used is an Operational amplifier, using Cadence Virtuoso Tool.

# References

- 1. Daehyun Koh, Dainel Jeong, Jeongho Hwang and Deog-Kyoon Jeong, "Optical Receiver Front-end for Active Optical Cable in 180 nm CMOS", 2020.
- 2. B. Razavi, RF Microelectronics, Prentice Hall, 2nd Edition, Oct. 2011.
- 3. B. Razavi, Design of Integrated Circuits for Optical Communications, Wiley, 2nd Edition, Aug. 2012.
- 4. L. Szilagyi, J. Pliva, R. Henker, D. Schoeniger, J. P. Turkiewicz and F. Ellinge.r , "A 53-Gbit/s Optical Receiver Frontend With 0.65 pJ/bit in 28- nm Bulk-CMOS", IEEE Journal of Solid-State Circuits, 54, (3), pp. 845- 855, 2019.
- 5. D. Li, M. Liu and Li Geng, "A 10-Gb/s optical receiver with submicroampere input referred noise", IEEE Photonics Technology. Letters, vol 29, pp. 2268–2271, 2017.
- A. F. Ponchet et al., "Design and Optimization of High Sensitivity Transimpedance Amplifiers in 130nm CMOS and BiCMOS Technologies for High Speed Optical Receivers", 28th Symposium on Integrated Circuits and Systems Design, SBCCI, 31 Aug-4 Sept. 2015, Salvador, Brazil.
- Ajay Shukla, Radheshyam Gamad, Rohan Raikwar, "Design of a CMOS Optical Receiver Front-End Using 0.18 μm Technology" 2013.
- R Bharath Reddy, Shilpa K Gowda, "Design and Analysis of CMOS Two Stage OP-AMP in 180nm and 45nm Technology" 2015.
- 9. A. F. Ponchet, E. M. Bastida, C. A. Finardi, R. R. Panepucci, S. Tenenbaum, S. Finco, J. W. Swart, "A Design Methodology for Low-Noise CMOS Transimpedance Amplifiers Based on Shunt-Shunt Feedback Topology" 2016.
- 10. R. D. Bespalko, "Transimpedance Amplifier Design Using 0.18 μm CMOS Technology", Queen's University Kingston, Ontario, 2007.