IJSDR Research Journal
International Journal of Scientific Development and Research - IJSDR
(An International Open Access Journal)
ISSN:
2455-2631


Issue: May 2019

Volume 4 | Issue 5

Impact factor: 5.47

Click Here For more Info

Imp Links for Author
Imp Links for Reviewer
Research Area
Subscribe IJSDR
Visitor Counter

Copyright Infringement Claims
Indexing Partner
Published Paper Details
Paper Title: SIP CONTROLLER FOR MASTER CORE VERIFICATION USING UVM.
Authors Name: Shyamala S.C , Kalpana.S , Manasa.B , Bindu.L
Unique Id: IJSDR1609045
Published In: Volume 1 Issue 9, September-2016
Abstract: ABSTRACT A serial data link standard named Serial Peripheral Interface is verified using UVM. This protocol demonstrates the ability to transform incoming parallel communication from a wishbone bus, into serial communication that is being transferred using the SPI protocol. Serial Peripheral Interface (SPI) is Serial synchronous interface that facilitates the transfer of synchronous serial data in full duplex mode. SPI use for communication with peripheral devices where we want to transfer data very fast and within real time constraints. SPI master core consist of three parts Serial interface, Clock generation and Wishbone interface. The SPI core has seven 32-bit register through the wishbone compatible interface. The serial interface consists of slave select lines, serial clock lines, as well as input and output data lines. It communicates in master/slave mode where the master device initiates the data frame. Multiple slave devices are allowed with individual slave select line. Serial Peripheral Interface of symmetrical structure can be simulated using Questa 10.0b. It is a popular interface used for connecting peripherals to each other and to microprocessors. In This thesis an implemented code coverage which gives an idea about how much percentage of given design has been triggered with written verification plan, In this thesis functional coverage has also done which can cover every possible working functionality of SPI core design and with the use of assertion can track some of the RTL level bug in available design. In this thesis twelve number of test cases has used which covers 100% functional coverage and 100% code coverage and got two RTL level bugs which helps design engineer to improve with the design coding style.
Keywords: Virtual interface, Master_agent_top, Master agent , Master_config. Master driver, Master sequencer, Master_monitor and Slave_agent_top
Cite Article: "SIP CONTROLLER FOR MASTER CORE VERIFICATION USING UVM.", International Journal of Science & Engineering Development Research (www.ijsdr.org), ISSN:2455-2631, Vol.1, Issue 9, page no.301 - 309, September-2016, Available :http://www.ijsdr.org/papers/IJSDR1609045.pdf
Downloads: 0001313
Publication Details: Published Paper ID: IJSDR1609045
Registration ID:160811
Published In: Volume 1 Issue 9, September-2016
DOI (Digital Object Identifier):
Page No: 301 - 309
Publisher: IJSDR | www.ijsdr.org
ISSN Number: 2455-2631

Click Here to Download This Article

Article Preview

Click here for Article Preview







Major Indexing from www.ijsdr.org
Google Scholar ResearcherID Thomson Reuters Mendeley : reference manager Academia.edu
arXiv.org : cornell university library Research Gate CiteSeerX DOAJ : Directory of Open Access Journals
DRJI Index Copernicus International Scribd DocStoc

Track Paper
Important Links
Conference Proposal
ISSN
DOI (A digital object identifier)


Providing A digital object identifier by DOI
How to GET DOI and Hard Copy Related
Open Access License Policy
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
Creative Commons License
This material is Open Knowledge
This material is Open Data
This material is Open Content
Social Media
IJSDR