

# Optimizing Amplifier Performance for Low Noise and High Efficiency in RF Applications

Ms. Pratibha M. Umale

Assistant Professor  
School of Electronics, DAVV, Indore, India

**Abstract:** The goal of this work is to improve amplifier performance in RF (Radio Frequency) applications by reducing noise and increasing efficiency. An growth in the use of RF systems like wireless communication, radar, and RF devices has led to a rise in the need for high-performance amplifiers with excellent signal integrity and sensitivity. The purpose of this research is to provide a thorough evaluation of the process involved in creating an amplifier with superior performance by reducing noise and increasing efficiency. To accomplish its goals, the amplifier's design makes use of cutting-edge methods, meticulous component selection, and circuit optimization. To reduce noise, we use high-quality passive components and low-noise transistors. The fidelity of the transmitted signal is improved by using circuit designing and shielding methods to minimize undesirable signal coupling and environmental interference. High gain, stability, and linearity across the intended frequency range are the results of the amplifier's integrated multiple gain stages and impedance matching networks. This guarantees reliable performance across a variety of RF uses. In order to verify the amplifier's efficacy, extensive simulations and experiments are carried out. The data demonstrates that it satisfies the demanding specifications of RF applications thanks to its low noise figure, high gain, and broad bandwidth. Wireless communication, radar systems, and RF devices all benefit from the optimized design's superior signal reception, processing, and transmission. The amplifier's low noise properties make it ideal for use in very sensitive receiver applications, resulting in improved signal sensitivity and accuracy. In portable and battery-operated RF systems, the amplifier's excellent power usage adds to longer battery life and greater overall system efficiency.

**Keywords:** Multi-Tanh, Current Bleeding Technique, Switched Biasing, Folded Cascode, Bulk-Driven, CCPD, MGTR

## I. INTRODUCTION

Within the realm of RF (radio frequency) applications, there has been a considerable rise in the need for amplifiers that provide great performance while also exhibiting low noise and good efficiency. These applications include a wide range of fields, including wireless communication systems, radar systems, and RF devices, all of which are places where signal sensitivity and integrity are very important.

In this article, we will give an in-depth study of the design and development of an amplifier that achieves remarkable performance by concurrently optimizing noise levels and efficiency for RF applications. Our goal is to do so in order to fulfill the purpose of this research, which is to present this analysis. The amplifier excels in a number of categories, including power consumption efficiency, low levels of noise production, and great signal amplification.

The performance of the amplifier is essential in RF systems because it has a direct impact on the quality of the signal, the sensitivity, and the performance of the system as a whole. The quantity of noise that is injected into the input signal by an amplifier may be quantified using a basic parameter known as the noise figure. In order to maintain the quality of weak RF signals, it is essential to reduce the noise figure as much as possible. This will either guarantee dependable transmission or correct signal recognition.

In addition, power efficiency is a key problem in RF applications, especially in portable devices or battery-operated systems. This is particularly the case in the case of portable devices. It is essential to optimize power consumption while keeping high performance in order to lengthen the life of the battery and improve the overall efficiency of the system.


Utilizing advanced design methodologies, component selection, and circuit optimization are the primary focuses of this research as they pertain to the accomplishment of these goals. To reduce the amount of background noise produced by the amplifier, the circuit design makes use of low-noise transistors and high-quality passive components. Circuit layout and shielding methods are used in order to cut down on undesirable signal coupling as well as external interference, which ultimately results in an even higher level of signal fidelity.

In addition, the design of the amplifier consists of numerous gain stages and impedance matching networks. These features allow the amplifier to attain high gain while maintaining stability and linearity over the frequency range that is needed. This allows the amplifier to function well over a broad spectrum of RF applications because to its adaptability.

In order to verify that the performance of the suggested amplifier is satisfactory, extensive simulations and experiments are carried out. The findings reveal that it has a low noise figure, a high gain, and a broad bandwidth, which allows it to satisfy the demanding requirements of RF applications. The refined amplifier design has higher signal receiving, processing, and transmission capabilities, which considerably improves the RF systems' overall performance.

The findings of this study will have significant repercussions for a variety of different RF applications. It makes wireless communication better, it makes radar systems more precise, and it makes RF equipment run more efficiently. Additionally, the amplifier's low-noise qualities make it suited for sensitive receiver applications, giving greater signal sensitivity as well as accuracy. This makes the amplifier an excellent choice.

Since the days of Marconi and Tesla, both of whom were instrumental in the development of radio communications, the RF business has seen significant transformation. Because of the fruitful interdependence between recent advancements in electronic device technology and the rise in demand for voice, data, and video communication capacity [1], modern radio frequency engineering is an exciting and dynamic discipline. This is owing to the fact that radio frequency engineering is a field that deals with electromagnetic waves. Prior to this revolution in communications, RF technology was the nearly exclusive domain of the defense industry [2]. However, the recent increase in demand for communications systems with applications such as wireless paging, broadcast video, Bluetooth transceiver, Wi-Fi (WLAN), Wi-Max, CDMA, WCDMA, EGPRS, GSM, and many more is revolutionizing the industry [3]. RF technology is a radio frequency technology. RF technology is essential for these applications because they call for high operating frequencies, which make it possible to have a large number of independent channels as well as a considerable amount of accessible bandwidth for each channel [4]. The many fields that need RF design are shown in figure 1.1.



**Figure 1.1 showing disciplines require RF Design**

The field of design in the electronics system that employs RF and Microwave engineering encompasses the spectrum of frequencies from 300 kHz all the way up to more than 100 GHz. Circuits and devices that operate in the frequency range of 300 kHz to over 1 GHz are considered to be examples of RF engineering, while circuits and devices that operate in the frequency range of 300 kHz or 1 GHz to over 100 GHz are considered to be examples of microwave engineering.

## II. LITERATURE SURVEY

In this paper, we present two monolithic microwave integrated circuit (MMIC) cryogenic broadband low-noise amplifiers (LNAs) covering the frequency ranges of 0.3–14 and 16–28 GHz, respectively [5]. These amplifiers are based on the 100 nm gate length InP high-electron mobility transistor technology [6]. The 0.3–14 GHz three-stage low noise amplifier (LNA) had a gain of 41.6 dB and an average noise temperature of 3.5 K. When it was cooled down to 4 K, the noise temperature at 6 GHz was 2.2 K, which was the lowest it could go. The 16–28 GHz three-stage low noise amplifier (LNA) demonstrated a gain of 32.31.8 dB and an average noise temperature of 6.3 K at an ambient temperature of 4 K [7]. The noise temperature was at its lowest point at 20.8 GHz, when it was 4.8 K. To our knowledge, this is the first demonstration of a cryogenic MMIC LNA that covers the whole K-band [8]. The cryogenic MMIC LNAs, to the best of the author's knowledge, displayed the state-of-the-art noise performance in the frequency range of 0.3–14 and 16–28 GHz [11].

The design of RF CMOS circuits is made very difficult by the linearity and noise restrictions that are imposed by multi-band, multi-standard applications. We describe a wideband low-noise transconductance amplifier (LNTA) that runs between 1-6 GHz and is built using CMOS technology with a 0.13 mm process node. The LNTA is a noise-canceling amplifier that uses a current-reuse scheme and is based on a shuntfeedback (SFB) amplifier [9]. This kind of amplifier is utilized in low-noise amplifier designs and is used for wideband input matching. The results of the simulation reveal that there is a fair balance between the amount of noise and the amount of power that is used throughout the frequency range [10]. There is an average noise figure of 4 dB, and the lowest transconductance over the whole band is 42 mS. By using Monte Carlo simulation, we were able to predict the performance fluctuations at 2 GHz. From a supply voltage of 1.2 volts, the total power usage is 8.4 milliwatts [12].

Emerging new wideband standards like UWB places additional requirements on the front-end components of wide band systems. To begin, it is necessary to have a comprehension of the specifications in order to ascertain the system needs [20]. Second, in order to create a front-end with a fractional bandwidth, one has to have a solid understanding of the ideas and methods that lie behind the surface. [13] has some information on the parameters of UWB. Because UWB offers a big bandwidth, high data rate, low power dissipation, and low noise, it is the superior choice when it comes to building a low noise amplifier for RF Receivers.

An UWB low noise amplifier may be designed using a variety of topologies, including the common gate topology, the common source topology with a cascade arrangement, and the inductively degraded common source topology. The purpose of this study is to report on the design of a low power differential LNA (low noise amplifier) on 130nm CMOS technology for use in applications involving the 2.45GHz ISM band [21]. The circuit uses many gm (trans-conductance) Enhancement methods. In spite of the poor inherent gm of the MOS transistor, these strategies nonetheless provide a high gain and a lower noise figure. In addition to that, there is not a single inductor present in the circuit. It has been shown that a prototype can provide a gain of 20 dB with a noise figure of 4 dB while only dissipating 1.45 milliwatts of power [14].

In a different design, a CMOS-RF digitally programmable gain amplifier gain is included as a component of a low power RF tuner IC that makes use of CMOS technology with a 180nm node size. "an improved of 13dB IIP3 is achieved without degrading with other parameters such as gain, NF, or CMRR" Differential multiple gated transistor [15] is a new idea of differential circuit trans-conductance that applies "second order derivative of gm cancellation technique." This new concept was presented. [16] A low power RF tuner IC that incorporates a CMOS RFPGA LNA is proposed for use in digital television applications [22]. This receiver makes use of a positive type image rejection mixer to improve linearity and noise performance. As a result, 1/f noise is minimized while simultaneously achieving good linearity.

[17] describes a simple three-stage amplifier that is suitable for use in UWB applications. The amplifier makes use of a straightforward current reuse architecture and has resistive feedback [23]. The concept will have an extremely low noise figure while yet providing a high gain of 15.5 decibels.

Another piece of work Describe an LNA that uses the "series shunt topology" and is capable of providing a gain of 10 db and a noise figure of 3.5 db. This LNA is wideband. When designing a two-loop amplifier, it is important to consider obtaining the same gain while maintaining the same input and output impedance [18].

[19] Makes use of a common gate low noise amplifier by reusing current in a way that is advocated for UWB as well as low power consumption. In comparison to a common source amplifier, the CG amplifier used at the input stage enables wideband input matching while maintaining a low transconductance [24]. In addition, the frequency dependence of the noise figure is preserved. This method (CG) is used in order to lessen the amount of power lost while still attaining a satisfactory amount of power increase. The suggested LNA [25] has a minimum noise figure of 3.9 dB, uses 3.4 mw of power while operating at 1.8 volts, and the whole process is carried out using 180 nm technology. Its bandwidth ranges from 2.4 to 11.2 GHz.

### III. PROPOSED CIRCUIT DIFFERENTIAL LNA AND FLOWCHART

From equation 4.1, it can be seen that the value of trans-conductance will rely on the W/L ratio of the transistor, and that as this parameter grows, the total gain will likewise increase. It may be expressed mathematically as

$$g_m = \mu_n C_{ox} \frac{W}{L} (v_{gs} - v_{th}) \quad (4.1)$$

Author has reduced transistor width as requested to enhance LNA linearity. Authors have linked differently to keep the noise figure stable.

There is no advantage to using differential LNAs over their single-ended counterparts because, in a differential configuration, only even order nonlinearities cancel and the odd order nonlinearities of the two transistors get added, and most designers are concerned with the odd-order nonlinearities that generate IM3 distortion. Furthermore, we will have to bias the differential pair at the same to

get the same IM3 distortion as that of a common-source stage. The majority of the arguments for adopting differential circuits center on their use in integrated circuits. Differential inputs are standard on integrated circuit mixers, so we'll need to make that change before proceeding. While NF may seem bad, how bad is it really?. When we consider the losses introduced by the filters, duplexers, switches, components, and so on that come before the LNA, we see that it is not the primary culprit. The most convincing argument, however, is that doing so will eliminate common mode effects. Large common-mode impedances to ground have no effect on the differential LNA gain [26]. No RF feedback over common-ground links is preferable. This strengthens the foundation. Antennas may be either single- or dual-ended. Bond wire and pins have values on the order of a few nH, which is another reason why differential stages are used in receivers. Constant current flows via the LNA in differential circuits. This means that there will be less of a difference between the bond-wire and the differential case. The current drawn by a single-ended LNA would vary with time, causing a voltage drop across the bond-wire connecting the terminals connected to ground and VCC. Differential pairs significantly mitigate the detrimental impacts of common mode and substrate noise injection compared to single ended variants. These effects are not immune to single-ended circuits and are magnified in mixed signal processors where digital and baseband functionalities are combined with RF circuitry.




Figure 3.1 Proposed differential LNA

### 3.1 Flowchart of Proposed System




Figure 3.2: Flowchart of Proposed System

In the suggested topology, the input is sent to the current reuse block, which is comprised of n Back-to-back inverters and is used for the purpose of improved signal reception and improved linearity. MGTR block is being used here. In order to amplify, a cascode amplifier circuit is utilized at the end, and a current mirror is employed to make low-input reflection and keep the current constant. input is provided in a differentiated manner in order to improve noise performance.

**Algorithm:**

- 1) Obtain input from the user with a relatively modest amplitude
- 2) The implementation of the existing reuse topology with the goals of improving reception and providing a high gain.
- 3) The formation of an MGTR block is used for the purpose of improving linearity.
- 4) The development of a cascode amplifier in order to get a high gain
- 5) The incorporation of a current mirror for the purpose of producing constant current

**IV. RESULT**

**4.1 Input and Output Matching**

**Input Matching S11**

A schematic representation of the simulated result of the input reflection coefficient (s11) can be shown in Figure 4.2. This coefficient indicates the amount of signal that is reflected from the input port. It is recommended that it be negative in accordance with the IEEE standard, however it is acceptable if it is less than or equal to -10db. Its value falls somewhere in the region of -3dB to -4dB, while the lowest input reflection coefficient is found to be -20dB at 7.20GHz.




Figure 4.2 Input Matching Coefficient for the LNA

According to the results, the LC ladder network that is located at the input of the LNA is the one that is best suited for the input matching purpose. The matching coefficient for the S22 output. It is what decides how well the LNA matches its output. In addition to this, it enhances the output reflection coefficient, which results in an increased gain of the little signal at the output.




Figure 4.3 output reflection coefficient

### 4.2 Reverse Isolation

The results of a simulation of reverse isolation of LNA are shown in figure 5.4. In the frequency range of 3.1-10.0 GHz, it should be less than -40 db in accordance with the IEEE standard. It demonstrates resistance against the passage of undesired signals from the succeeding stages back via the LNA. These undesired signals might potentially create severe distortion if they were to propagate back through the LNA. As can be seen in graph S12, the value is less than -40.15 dB; as a result, it is very well isolated from any harmful signals.




Figure 4.4 Reverse Isolation S12




Figure 4.5 Gain (S21)

### 4.3 Gain

The suggested low noise amplifier (LNA) has an overall gain of more than 10 dB over the whole band (3.1-10.0 GHz), and the frequency range in which it achieves its highest gain of 20.37 dB is in the region of 8-9 GHz. The gain of the LNA may be found by referring to the s-parameter S21.

### 4.4 3rd order Input Intercept point

Figure 5.6 depicts the third order intercept point, which illustrates the intermodulation impact of doing the study with two tones at 5 and 5.1GHz. Once this value of -3.37 dBm is reached, it may be deduced that the circuit has a high degree of linearity. This point need to be as high as is practically practicable, since this level of elevation immediately signals strong linearity.




Figure 4.6 IIP3


### 4.5 Layout Design

The configuration of the integrated circuit that is printed on the mask is used in the manufacturing process. In the process of developing the layout of any circuit, certain design rules and methods must be taken into account. We have used a few different strategies in order to improve the circuit's resilience as well as its performance.

**4.5.1 Design rule** While the width and length of each transistor are determined by the circuit design, the majority of the other dimensions in a layout are dictated by design rule, which is defined as a set of rules that guarantees proper transistor and interconnect fabrication despite various tolerances in each step of the design process. The following is a summary of the many precautions that have been taken for the purpose of developing the planned UWB LNA:

**4.5.2 Minimum Width** The width of geometrics established on a mask has to be greater than a minimum value that is imposed by the capabilities of the technology in terms of both lithography and processing. In general, the larger the layer thickness, the greater the minimum permissible width, which demonstrates that as technology grows, the layer thickness must be lowered accordingly in order to keep up.

**4.5.3 Minimum spacing** In order to properly create a layout, the various levels need to be separated by a minimum distance. In general, we have avoided having two near parallel lines made of the same metal in our suggested design to reduce the amount of capacitance and resistance that would otherwise be generated.



## V. COMPARISON OF THE OLD AND NEW WORK

Table 5.1 Comparison of The Eisting work And Proposed Work

Specification	[27]	[28]	[29]	Proposedwork
Technology(μm)	.18	.18	.18	.18
Frequency (GHz)	3.1 to 10.6	0.4 to 1.0	3.1 to 10.6	3.1 to 10
Input return loss( $s_{11}$ )	<-10	-12.3	<-11db	-10.5
Voltage gain( $s_{21}$ )	15.25	20.57	15	22.37
Reverse isolation( $s_{12}$ )	<-45	<-23	<-38	<-43
Output return loss( $s_{22}$ )	<-10	-5.0	<-8db	-2.5
Supply voltage	1.5	1.8	1.8	1.8
Noise figure	2.8-4.7	1.6 to 3.5	3.5 to 3.9db	1.5 to 3.507
IIP <sub>3</sub>	-7	-3.8	6.4dbm	-3.30db @ 6 and 6.1GHz
Power dissipation(mw)	14.3	14.03	16.2	22

## VI. CONCLUSION AND FUTURE WORK

**6.1 Conclusion:** Low Noise Amplifiers are an essential component that are used in a variety of RF Transceivers (including Wi-Max, Wi-Fi, WLAN, WCDMA, and Bluetooth, among others). They keep the system's linearity intact while also contributing amplification, excellent matching, and reduced background noise. Because of the many benefits that CMOS technology offers, including cheap cost, low static power dissipation, and low space, it was the technology of choice for the creation of a low noise amplifier. This was due to the fact that CMOS technology has become the preeminent form of the technology.

The single ended and differential LNA was built to work in a WCDMA reception range using a BSIM3V2 model (Level 49) CMOS UMC 0.18 $\mu$ m technology in X-Circuit Open Source EDA Tool. This model was used to create the single ended and differential LNA. Gain, noise, and linearity were all taken into consideration as some of the most important aspects of the design. The low-noise amplifiers (LNAs) were developed with the goals of providing high gain, matching to a 50-ohm RF system, strong linearity, and as little noise as possible during operation of the circuit.

**6.2 Future Scope:** In the future, it is possible that the following study will be expanded in order to investigate the design of low noise amplifiers for use in RF applications: Because the balun is used for input output coupling, and because it lowers the noise figure, various coupling methods, such as capacitive coupling, transformer coupling, etc., may be used for providing and receiving output from the circuit. Since the balun is used for input output coupling, and since it lowers the noise figure.

## References

- [1] Barrie Gilbert, "The Multi-Tanh Principle: A tutorial Overview", IEEE Journal of Solid-State Circuits, Vol. 33, No. 1, pp. 2-17, 1998.
- [2] E.A.M. Klumperink, S.L.J. Gierkink, A.P. Van Der Wel and B. Nauta, "Reducing MOSFET 1/f Noise and Power Consumption by Switched Biasing", IEEE Journal of SolidState Circuits, Vol. 35, No. 7, pp. 994-1001, 2000.
- [3] Jong Ha Kim, Hee Woo An and Tae Yeoul Yun, "A LowNoise WLAN Mixer Using Switched Biasing Technique", IEEE Microwave and Wireless Components Letters, Vol. 19, No. 10, pp. 650-652, 2009.
- [4] PokuriSravanthi and Aniruddha Chandra, "Current-Bleeding Folded Gilbert RF Mixer Design for Wireless Applications", Proceedings of IEEE Conference Information and Communication Technologies, pp. 1044-1048, 2013.
- [5] Che Yu Wang and Jeng Han Tsai, "A 51 to 65GHz LowPower Bulk-Driven Mixer Using 0.13 $\mu$ m CMOS Technology", IEEE Microwave and Wireless Components Letters, Vol. 18, No. 8, pp. 521-523, 2009.
- [6] D. Selvathi, M. Pown and S. Manjula, "Design and Analysis of UWB Down-Conversion Mixer with Linearization Techniques", WSEAS Transactions on Circuits and Systems, Vol. 13, pp. 202-207, 2014.
- [7] Bonkee Kim, Jin Su Ko, and Kwyro Lee, "A New Linearization Technique for MOSFET RF Amplifier Using Multiple Gated Transistors", IEEE Microwave and Guided Wave Letters, Vol. 10, No. 9, pp. 371-373, 2002.
- [8] Veetil, S.I.; Helaoui, M. Discrete Implementation and Linearization of a New Polar Modulator-Based Mixerless Wireless Transmitter Suitable for High Reconfigurability. IEEE Trans. Circuits Syst. Regul. Pp. 2504–2511 , 2015.
- [9] HoomanRashtian, Amir HosseinMasnadiShirazi and ShahriarMirabbasi, "On the Use of Body-Biasing to Improve Linearity in Gilbert-Cell CMOS Mixers", Microelectronics Journal, Vol. 45, No. 8, pp. 1026-1032, 2014
- [10] MyoungGyun Kim, Hee Woo An, Yun Mo Kang, Ji Young Lee and Tae Yeoul Yun, "A Low-Voltage, Low-Power, and Low-Noise UWB Mixer Using Bulk-Injection and Switched Biasing Techniques", IEEE Transactions on Microwave Theory and Techniques, Vol. 60, No. 8, pp. 2486-2493, 2012.
- [11] M. Tavassoli, E. Kargaran, S.I. Tous and H. Nabovati, "Design of 0.5V, 1.28mW CMOS UWB Mixer using the Body Effect", Proceedings of 55th International Midwest Symposium on Circuits and Systems, pp. 202-205, 2012.
- [12] M. Anghel et al., "A 2.4 GHz Low-Power, Low-Noise Amplifier for Wireless Sensor Networks in 65 nm CMOS," in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), May 2013, pp. 1502-1505.
- [13] K.-H. Liang, H.-Y. Chang, Y.-J. Chan, "A 0.5-7.5GHz Ultra Low-Voltage Low-Power Mixer Using Bulk-Injection Method by 0.18 $\mu$ m CMOS Technology", IEEE Microwave & Wireless Components Letters, Vol. 17, No. 7, pp. 531-533, 2007.
- [14] Veetil, S.I.; Helaoui, M. Highly Linear and Reconfigurable Three-Way Amplitude Modulation-Based Mixerless Wireless Transmitter. IEEE Trans. Microw. Theory Tech. pp. 1-8 , 2017.
- [15] Pan Renjing, Yeo KiatSeng and ZhengYuanjin, "A LowVoltage Low-Power High Linear and Wide-Band Mixer", Proceedings of International Symposium on Integrated Circuits, pp. 341-344, 2007.
- [16] B. IjiAyobami, Forest Zhu and Michael Heimlich, "A Down Converter Active Mixer, in 0.25 $\mu$ m CMOS Process for Ultra Wide-Band Applications", Proceedings of International Symposium on Communications and Information Technologies, pp. 28-31, 2012.
- [17] M. Jouri, A. Golmakani, M. Yahyabadi and H. Khosrowjerdi, "Design and Simulation of a Down-



- conversion CMOS Mixer for UWB Applications”, Proceedings of International Conference on Electrical, Electronics, Computer Telecomm. and Information Technology, pp. 937- 940, 2010.
- [18] M. Popović, "Design of wideband low-noise amplifiers using transmission-line transformers," IEEE Transactions on Microwave Theory and Techniques, vol. 60, no. 7, pp. 2050-2059, Jul. 2012.
- [19] Peter Paliwoda and Mona Hella, “An Optimized CMOS Gilbert Mixer using Inter-Stage Inductance for Ultra Wideband Receivers”, Proceedings of 49th International Midwest Symposium on Circuits and Systems, Vol. 1, pp. 362- 365, 2006.
- [20] Q. Li and J.S. Yuan, “Linearity Analysis and Design Optimisation for 0.18 $\mu$ m CMOS RF Mixer”, IEE Proceedings - Circuits, Devices and Systems, Vol. 149, No. 2, pp. 112-118, 2002.
- [21] Saeed Gholami, HosseinShamsi, HosseinMirzaie and DavoodMirzahosseini, “Design and Analysis of a HighLinear UWB CMOS Mixer”, Proceedings of 19th Iranian Conference on Electrical Engineering, pp. 1-4, 2011.
- [22] K. N. P. Usha, S. Vinushree, “Design and simulation of rf active mixer for c- band satellite transponder,” Int. Journal of Research and Scientific Innovation, vol. IV, 2017.
- [23] S. Ma and X. Shi, "Design of low-noise amplifier with wideband input matching," IET Microwaves, Antennas & Propagation, vol. 9, no. 14, pp. 1546-1550, Nov. 2015.
- [24] E. Abiri, Mohammad Reza Salehi and MasoudBahrebar, “A 2.4GHz Ultra-Low Power and High Gain Bulk Driven Mixer”, Proceedings of International Conference on Power Electronics, Systems and Applications, pp. 197-200, 2012.
- [25] Chatrath, J. Behavioral Modeling of Mixerless Three-Way Amplitude Modulator-Based Transmitter. Master Thesis, University of Calgary, Calgary, AB, Canada, pp.1-6, June 2017.
- [26] J. Long, C. Tao, and L. Heng, "A 1.2-V 10-GHz Low-Noise Amplifier in 65-nm CMOS," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 58, no. 12, pp. 854-858, Dec. 2011.
- [27] K. S. Yeo et al., "A 1.6 GHz CMOS Low-Noise Amplifier for WiMAX Applications," in Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Nov. 2014, pp. 85-88.
- [28] Y. Kim et al., "A Wideband Low-Noise Amplifier for Cognitive Radio Applications," IEEE Microwave and Wireless Components Letters, vol. 25, no. 6, pp. 394-396, Jun. 2015.
- [29] Wu Yiqiang, Wang Zhigong, XuJian, Wang Jian, Zhang Ouli and Tang Lu, “Design of a Novel Mixer with High Gain and Linearity improvement for DRM/DAB Applications”, Journal of Semiconductors, Vol. 34, No. 1, pp. 015001- 015005, 2013.